VERILOGIC DESIGN and VERIFICATION CONSULTING SERVICES
Home | Services | Contact
ASIC, FPGA Design and Verification Services	Verilogic™ consultants services
	ASIC and FPGA Design RTL code generation (Verilog) from Specification. Interface Design Modifying and enhancing existing code, Bug fix. ASIC and FPGA Verification Auto Self Check TestBench Generation using  SystemVerilog -AVM/OVM and verilog Test Plans Functional Simulation. Random constraints. Assertions                         .   Coverage. Experienced using the following Tools SIMULATORS: Cadence™ Verilog XL, NCverilog™, Mentor Questa™,Model Sim™, Synopsys VCS™, View Logic™ ViewSim. SCHEMATIC CAPTURE: Debussy™ ,Cadence Composer™, ViewLogic ViewDraw™. SYNTHESIS: Synopsys™ Design Compiler , Synplicity™. CODE COVREAGE: Cadence NC-Cove™. SCRIPTING: BASH,TCSH, Make, and Perl. OPERATING SYSTEMS: UNIX™, MS-Windows™.
Colorado USA Copyright © VERILOGIC.NET